

一、二、三、四、五、六、七、八、九、十、十一、十二、十三、十四、十五、十六、十七、十八、十九、二十、二十一、二十二、二十三、二十四、二十五、二十六、二十七、二十八、二十九、三十、三十一、三十二、三十三、三十四、三十五、三十六、三十七、三十八、三十九、四十、四十一、四十二、四十三、四十四、四十五、四十六、四十七、四十八、四十九、五十、五十一、五十二、五十三、五十四、五十五、五十六、五十七、五十八、五十九、六十、六十一、六十二、六十三、六十四、六十五、六十六、六十七、六十八、六十九、七十、七十一、七十二、七十三、七十四、七十五、七十六、七十七、七十八、七十九、八十、八十一、八十二、八十三、八十四、八十五、八十六、八十七、八十八、八十九、九十、九十一、九十二、九十三、九十四、九十五、九十六、九十七、九十八、九十九、一百。

2. Circuit configuration as defined in Claim 1, characterized in that the two-wire sensor (S) is fitted with a so-called HART® interface, and a HART® resistor is positioned in one of the two connection lines (V1, V2).

3. Circuit configuration as defined in Claim 1 or 2, characterized in that a pole of the supply voltage source (U) is connected to an input of two-wire sensor (S) via a HART® resistor (RH), the drain source path of a field effect transistor (T1), and the current-limiting resistor (R1), the other input of which sensor is connected to the other pole of the supply voltage source (U) via the second connection line (V2) that the HART® resistor (RH), the drain source path of the field effect transistor (T1) and the current-limiting resistor (R1) are positioned in the first connection line (V1), that the source electrode of the field effect transistor (T1) is connected to the second connection line (V2) via a series circuit comprising a first and second limiting diode (D1, D2), that a first resistor (R4) is positioned parallel to the second limiting diode (D2), that the joint

Sub
A1
conc.

node of the second limiting diode (D2) and the first resistor (R4) is connected to the base of a transistor (T2), the collector of which is connected to the gate electrode of field effect transistor (T1) via a second resistor (R3), and the emitter of which is connected to the second connection line (V2), and that the gate electrode of the field effect transistor (T1) is connected to the source electrode via a third resistor (R2).

4. Circuit configuration as defined in Claim 3, characterized in that at least one additional limiting diode each (D3, D4, D5, D6) is connected parallel to each limiting diode (D1, D2).

Sub
A2

5. Circuit configuration as defined in one of the preceding claims, characterized in that the series connected limiting diodes (D1 through D6) are oppositely poled.

5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100